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Abstract: The cascoded-compensation or ‘Cascomp’ amplifier offers excellent distortion reduction and thermal distortion rejection,
but has not seen widespread use because of a limited gain and increased complexity compared with other topologies. The original
theory showed that with the addition of an ideal error amplifier the circuit will completely compensate distortion for suitably chosen
degeneration and bias values. This research presents a new, rigorous mathematical proof for conditions of compensation. The authors
further develop the proof to include the non-idealities of the error amplifier. It is shown that there exists a second bias point, not
exposed by the original analysis that offers improved gain while maintaining distortion cancellation. By reducing the error
amplifier degeneration resistance, one can increase a Cascomp circuit’s overall gain by several dB while maintaining
theoretically perfect distortion compensation. A robust bias point is proposed, which takes the advantage of this new theory by
optimising circuit values resulting in a comparatively broader and deeper third-order distortion null. The proposed theory is
confirmed with simulation and measurement that show agreement within the bounds of process and component error limits.1 Introduction
Many techniques have been proposed and investigated for the
reduction of non-linearity in amplifiers. In radio frequency
(RF) amplifiers, in particular, the third-order non-linearity is
of greater importance because it leads to in-band distortion
components within a radio channel.
One notable example is the Cascomp amplifier
configuration, which first appeared in a patent filing [1]. In
1981, the first report appeared in the engineering literature
[2]. The Cascomp theoretically allowed full compensation
(cancellation) of all distortion, including third-order
distortion and distortion arising from thermal effects, as a
consequence of Quinn’s novel topology. Many
improvements to the topology were patented and used by
Tektronix in the 1980s [3–7]. More recently, Cascomp style
amplifiers, referred to as ‘cross-coupled pairs’, have been
used in CMOS applications to eliminate third-order
intermodulation (IM3), for example, see [8–10]. Other
common distortion reduction methods, for example [11,
12], do not trade-off as much gain as Cascomp topologies,
suggesting that improvement of the fundamental gain is
important in making a Cascomp topology more useful as an
amplifier.
The circuit used to explain the operation of the Cascomp is
reproduced in Fig. 1. It is composed of a main amplifier,
which is the outside cascoded differential pair, and an erroramplifier, represented in this figure as an ideal
transconductance amplifier. Ideally, the transistors of each
side share the same emitter/collector currents, therefore any
voltage induced across the base–emitter junction of Q1 and
Q2 will be replicated across the base–emitter junctions of
Q3 and Q4. The input voltage to the main amplifier, VIN(m)
= (VIN(m)+ − VIN(m)−), is split between the base–emitter
junctions of Q1 and Q2 and the emitter degeneration
resistors, RM. The input voltage loop can be described by
VIN(m) = DVBE12 + 2VRM (1)
where VRM is the voltage drop across each of the main
amplifier degeneration resistors, RM. The ΔVBE12 = VBE1−
VBE2 term gives rise to a non-linear output current
component, whereas the VRM term gives rise to a linear
component. The error amplifier, GME, amplifies the main
amplifier output to produce third-order distortion
compensation. Compensation occurs because the third-order
component contributed by the main amplifier is out of
phase with the error amplifier contribution because of the
cross-coupling of the collectors. Now the differential output
current, Δi01 must be described by
Di01 =
VIN
2RM
− DVBE12
2RM
+ DVBE34GME (2)1
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Fig. 1 Cascomp circuit with an ideal error amplifier Fig. 2 Cascomp circuit with cross-coupled DP used as the
non-ideal error amplifier
RE and IE now affect the error compensation
www.ietdl.orgwhere GME is the transconductance of the error amplifier and
ΔVBE34 is the replicated input base voltage across Q3 and Q4.
Of course any conditions that cause ΔVBE12 not to equal
ΔVBE34 will reduce the equation’s accuracy. This equation
shows that compensation [Note that the factor of 2 arises
because the Cascomp configuration used in this paper uses
one current source and two degeneration resistors whereas
Quinn uses two current sources and one degeneration
resistor. The two circuits are essentially the same and the
factor of 2 only reflects the definition of the topology.] will
occur when
GME =
1
2RM
(3)
However, (3) assumes an ‘ideal’ error amplifier, when in
practice the error amplifier contributes its own non-linearity
into the output current and increases the main amplifier’s
non-linearity. Because of the assumption of an ideal error
amplifier, this equation gives no insight into the full range
of suitable bias points or the best overall gain that can be
obtained. Current literature on the Cascomp topology has
not progressed past this ideal assumption.
This paper provides a mathematical basis for an improved
understanding of the Cascomp topology in BJTs, which can
potentially be extended for use with technologies such as
HBTs. Other authors have investigated related techniques to
improve linearity in FET amplifiers [8–10]; however, a
rigorous investigation and comparison in a FET technology
is beyond the scope of this paper. In the following analyses,
it is shown that when a simple BJT error amplifier is
modelled as a non-ideal differential amplifier with its own
emitter degeneration, a more effective bias point for
maximising gain and minimising distortion can be found
compared with that suggested by the original Cascomp
theory. We confirm the analysis with simulations and
measurements.
2 Circuit compensation analysis
The proof of compensation when using an ideal amplifier,
presented in the last section, is derived simply by
considering the base–emitter voltages. If we consider a
Cascomp circuit with a non-ideal error amplifier, as seen in
Fig. 2, we observe that ΔVBE34 contains linear terms
because of the error amplifier’s own degeneration as well as2
& Crown Copyright 2014non-linear terms from the error amplifier’s base–emitter
characteristic. In this case (2) no longer describes the output
differential current and (3) no longer is a condition for
cancellation. Hence we propose a more rigorous method
based on the proof by Garuts [13] for emitter coupled pairs,
which is a similar topology to the Cascomp circuit. We
derive the output current contribution for the main amplifier
(outside cascoded differential pair) and then the non-ideal
error amplifier (inside compensating differential pair)
contribution separately. For now we assume base current
losses, and anything that causes ΔVBE12≠ ΔVBE34 are
negligible. These are addressed later in the text.
2.1 Main amplifier
Firstly, we define the output currents as in Fig. 2, ignoring the
error amplifier for now.
io1 =
IM
2
+ i1 (4)
io2 =
IM
2
− i1 (5)
Summing the input voltage around the main amplifier’s
inputs, we obtain
VIN(m) = 2RMi1 + VBE 1 − VBE 2 (6)
Substituting the Ebers–Moll model into (6) gives
VIN(m) = 2RMi1 + VTln
io1
Is
( )
− VTln
io2
Is
( )
(7)
and then by substituting (4) and (5) into (7) and simplifying
we obtain a transfer function in terms of VIN(m) and i1.
Terms are collected and the equation is simplified in (8)
VIN(m) = 2RMi1 + VTln
1+ 2 i1IM
1− 2 i1IM
( )
(8)
This is the transfer function of the main amplifier.IET Circuits Devices Syst., pp. 1–8
doi: 10.1049/iet-cds.2014.0105
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2.2 Non-ideal error amplifier
We apply the same process to the non-ideal error amplifier.
Again referring to Fig. 2, we can form an input voltage
loop to describe VIN(e) = VIN(e)+ − VIN(e)− in terms of i2.
−VBE3 + VBE 4 = 2REi2 + VBE 5 − VBE 6 (9)
We know that VBE1− VBE2 is replicated across the base–
emitter junctions of Q3 and Q4, although this is only true if
the VCE values of each transistor are assumed to be equal.
For now, any error associated with this assumption is
assumed negligible and is addressed later in the text.
Therefore by combining (9) with VBE1 − VBE2, we obtain i1
in terms of i2. Substituting the Ebers–Moll equation for the
base–emitter voltages gives an explicit representation of i2.
This is useful as it can be solved for i1 in terms of i2, so
i1 =
−IM
2
(2i2 − IE)+ (2i2 + IE)e(2i2RE/VT)
(−2i2 + IE)+ (2i2 + IE)e(2i2RE/VT)
(10)
This can then be substituted into the main amplifier transfer
function given by (8) leaving VIN(m) in terms of i2
VIN(m) = 2RMX2 + VT ln
1+ 2X2IM
1− 2X2IM
( )
(11)
where X2 is the full expression for i1 given by (10). This
leaves a transfer function for the input voltage VIN(m) in
terms of only the error amplifier current contribution i2.2.3 Output current analysis
These derivations show two transfer functions describing the
main amplifier’s and error amplifier’s current contributions to
the output current, so it is now possible to find their
third-order distortion components and any resulting minima
when they are summed at the Cascomp’s output.
Mathematically, if we look at the output current for both
the main and error amplifiers, we see the same gain
components add together at the output of the complete
Cascomp circuit [13]. Simple series expansions of the
currents i1 or i2 are not possible as (8) and (11) are
insoluble for these variables in terms of VIN(m). Therefore
we use an alternate method where the derivative of i1 or i2
with respect to VIN(m) is found by inverting the first
derivatives of (8) and (11) with respect to the differential
currents i1 and i2. The following series expansions of the
transfer functions (8) and (11), give (12) and (13) which
describe the main and non-ideal error amplifier gain
components, Am and Ae, respectively.
i1 = i0(m) + Am1VIN(m) + Am3V 3IN(m) (12)
i2 = i0(e) + Ae1VIN(m) + Ae3V 3IN(m) (13)
Note that differential configurations generally reject
even-order gain components and the assumption has been
made that fifth-order and higher components can be
neglected. The dc bias currents i0(m) and i0(m) can be
ignored as they do not affect the gain components. The
error amplifier collectors are cross-coupled; therefore theIET Circuits Devices Syst., pp. 1–8
doi: 10.1049/iet-cds.2014.0105differences in main and error amplifier gain components are
i1 − i2 = (Am1 − Ae1)VIN(m) + (Am3 − Ae3)V 3IN(m) (14)
Considerable algebraic manipulation is required to obtain the
fundamental gain coefficients Am1 and Ae1, and the
third-order gain coefficients Am3 and Ae3. These are shown
in (18)–(21). It is now obvious there is a minimum
occurring in the third-order components and hence a
cancellation in the output distortion because of the error
amplifier’s third-order gain term being positive (i.e., the
third-order error current is out of phase with the third-order
main current).
As a verification, it is possible to arrive at Quinn’s
cancellation condition by replacing (10) with the ideal
transconductance equation
i2 = GMEVIN(e) (15)
If the same steps are then followed and the third-order gain
coefficients are found for the ideal error amplifier case we
then obtain the following
Ae1 ideal =
2GMEVT
IMRM + 2VT
(16)
Ae3 ideal =
2GMEIMRMVT
(IMRM + 2VT)4
(17)
Using the main amplifier gain coefficients, these can be
reduced down to the cancellation condition given in (3).
Am1 =
IM
(2IMRM + 4VT)
(18)
Ae1 =
−IEVT
(IERE + 2VT)(IMRM + 2VT)
(19)
Am3 =
−2IMVT
(IMRM + 2VT)4
(20)
Ae3 =
4IEVTRM I
3
EIMR
3
E+ 6I2EIMR2EVT+ 12IEIMREV 2T − 16V
4
T
RM
( )
(IERE+ 2VT)4 (IMRM+ 2VT)4
(21)
3 Bias analysis and optimisation
To gain insight into what this derivation suggests as an
optimal bias point, we evaluate the gain coefficients
graphically. Firstly, we evaluate the third-order minima
given by the ideal error amplifier’s gain coefficients. We
then compare this to the non-ideal error amplifier’s gain
coefficients and its non-ideal third-order minima.
3.1 Ideal Cascomp
Fig. 3 shows the theoretically determined fundamental gain
coefficients, when RE and IE are swept and RM and IM are
fixed at 10 Ω and 20 mA, respectively. The plot data were
calculated using terms (18) and (19). This shows the
expected result in that increasing the error amplifier gain,
through lowering RE and increasing IE, increases the
Cascomp’s overall gain.3
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Fig. 3 Theoretical fundamental coefficient cancellation of
a Cascomp amplifier for fixed RM and IM
RE is swept for values of IE
The y-axis reflects the magnitude of the fundamental gain
www.ietdl.orgFig. 4 shows the theoretically determined third-order gain
coefficients for an ideal error amplifier, calculated using the
terms (17) and (21). GME is substituted by the
transconductance model for a degenerated differential pair.
This was already calculated for the main amplifier as the
term (18). Although these data are not fully representative
of Quinn’s ideal proof, which uses a linear function for
GME, it does illustrate why information on bias points is
lost in the former compared with the non-ideal case. This
figure shows one cancellation point for each value of IE.
In terms of circuit currents, we can explain this effect by
considering the third-order currents through both of the
main and error amplifiers. The error amplifier’s total
third-order distortion is required to be the same magnitude
as the main amplifier to produce cancellation. To increase
the size of the error amplifier’s cancellation current, we can
either increase IE for a given RE or reduce RE. According to
the ideal theory, for low RE values, we do not produce the
required cancellation current in the error amplifier unless
low values of IE are chosen, which greatly reduces the
fundamental current as well. Essentially, this means there is
no meaningful optimisation of circuit parameters to
maximise gain and minimise distortion.Fig. 4 Theoretical third-order coefficient cancellation of an ideal
Cascomp amplifier for fixed RM and IM
RE is swept for values of IE
The y-axis reflects the magnitude of the total IM3 product and the nulls
indicate IM3 cancellation
4
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The theoretically determined third-order gain coefficients for
a non-ideal error amplifier are expressed in Fig. 5, obtained
using the terms (20) and (21). Comparing this with Fig. 4,
two nulls now occur for higher values of IE, whereas lower
values of IE lead to finite minima but not a complete null. If
this non-ideal case is compared with its fundamental gain
coefficients in Fig. 3, then we observe that bias points
having two null conditions yield more fundamental gain in
the second null (the null occurring at the lowest RE value).
This implies that a Cascomp amplifier is more effective
when biased in this second null and that the second null
position can be chosen through appropriate circuit values.
This bifurcation of the IM3 minima occurs because the
proposed non-ideal theory now considers the error amplifier
transfer function to be a function of the main amplifier
transfer function. The main amplifier third-order distortion
is now considered to be amplified through the error
amplifier as well.
It is also important to note the effects of RM and IM. These
scale the fundamental gain of the Cascomp’s output, but they
also scale the third-order gain component as well. For
example, an increase in RM will shift the two nulls in Fig. 5
further apart for each IE value. This changes the position of
the second null such that it occurs at even lower values of
RE and even higher relative values of fundamental gain
(relative because increasing RM decreases the overall
fundamental gain). This observation means that it should be
possible to tailor the cancellation point of the Cascomp
circuit to suit the transistors used, which may be limited by
their internal emitter resistances. Conversely, a smaller RM
means larger gain in the main amplifier.
3.3 Simulated Cascomp
The proposed non-ideal theory is confirmed by simulating a
Cascomp circuit in SPICE and focusing on the lower values
of RE. Bipolar models are used from [14], a commercial
0.5 μm BiCMOS process, to compare the proposed theory
with a practical circuit. Circuit values were kept the same
as the theory calculations with RE and IE swept, and with
RM = 10 Ω and IM = 20 mA. The third-order distortion level
can be seen in Fig. 6. The fundamental output is not shown
as it is equivalent to that predicted by theory.Fig. 5 Theoretical third-order coefficient cancellation of non-ideal
Cascomp amplifier for fixed RM and IM
RE is swept for values of IE
The y-axis reflects the magnitude of the total IM3 product and the nulls
indicate IM3 cancellation
IET Circuits Devices Syst., pp. 1–8
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Fig. 6 yields a result that confirms the proposed non-ideal
theory. For the same circuit values, we obtain a cancellation
locus equivalent to the non-ideal theoretical third-order gain
plot predicted by (18)–(21) and implied by Fig. 5. As an
example, theory predicts at IE = 20 mA we obtain nulls at
both RE equal to 7 and 0.5 Ω. Simulation results show nulls
occurring at approximately 6 and 1 Ω for IE = 20 mA. This
variation is expected because of the parasitic resistance of the
bipolar models which effectively shifts the RM and RE values.Fig. 7 Simulated OIP3 (dBV) of a non-ideal Cascomp amplifier
across a 56 Ω load
RE is swept for fixed IM and IE at 20 mA
This shows the approximate optimum bias point in terms of distortion for
different values of RM
Fig. 8 Simulated IM3 of a non-ideal Cascomp amplifier relative to
the carrier
RE is swept for fixed IM and IE at 20 mA
This shows the relative levels of third-order distortion between two Cascomp
bias points, and a DP for reference3.4 Optimisation
Considering only the circuit parameters RE and IE, with other
parameters fixed, it becomes obvious that an optimal bias
point for distortion reduction in a Cascomp is one that
maximises IE and minimises RE. This will give the best
fundamental gain and third-order intercept point (OIP3)
possible. If RM is considered as a variable parameter, the
best bias point is not obvious. To optimise for RM,
simulations were performed varying this parameter while
observing IM3. All models and simulation variables are
held the same as previous simulations. IM and IE are now
chosen to be fixed at 20 mA each, with RE swept.
Fig. 7 shows a proposed optimum bias point. Three
different RM values are chosen around this point. At RM =
8.4 Ω, the region between the two nulls produces a
minimum output-referred OIP3 of 30 dBV for the simulated
circuit. This bias point maximises IP3 in terms of the
degeneration resistors and may be of use if process
variation is a problem.
Fig. 8 compares the proposed optimum bias point (where
RM has been increased to move the two nulls very close
together) with a bias point where RM is smaller (and
therefore its nulls are further separated). This clearly shows
the benefit of the optimised case as the region between the
two nulls has relatively low IM3 compared with each null
of the nominal case. This results in a wide range in which
IM3 is consistently very small. To provide some form of
benchmark, this figure also includes the simulated IM3 of a
differential pair (DP). These simulations were performedFig. 6 Simulated third-order output (dBV) of a non-ideal Cascomp
amplifier for fixed RM and IM over a 56 Ω load
Note that the z-axis values have been clipped (at −105 dBV) in the null
positions to allow for readability
IET Circuits Devices Syst., pp. 1–8
doi: 10.1049/iet-cds.2014.0105such that the fundamental output levels are as close as
possible as well as the emitter current densities being equal
in each circuit. Although this is still not a completely fair
comparison because of the differences in topology and
emitter degeneration between the Cascomp and DP, it does
highlight the improvement in IP3 when using a Cascomp
and the benefit of optimising RM in a Cascomp circuit.
4 Process errors
A large issue with biasing in a Cascomp’s IM3 null is the
variation in circuit parameters, which leads to shifts in the
null positions. The most notable is the apparent emitter
resistance for both main and error amplifiers, which can
shift because of parasitic resistance and process variation.
In this section, we present simulations that highlight the
major sources of error. All simulation results in this section
were obtained using the same models and methods
presented in the previous section.
4.1 Transistor parameters
The transistor parameter with the largest effect on the null
position is the current gain, β. If we assume absolute5
& Crown Copyright 2014
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process variation to be ±20%, the bias point can be shifted out
of the IM3 null. Simulations are performed to show the effects
of ±20% absolute variation in current gain on the nominal
circuit presented in Fig. 2. RE is swept with IE held at 20
mA. This simulation showed that current gain has a
relatively minor impact compared with other process errors.
Simulations show that variations in early voltage, VAF, have
no significant effect on the null positions. [A folded
cascode at the circuit’s output can be used to minimise the
impact of differences in transistor VCE values. It can also be
used to reduce the accumulation of VCE and reduce the
required power supply voltage. It is important to note that
this circuit technique does not affect the presented theory.]
Other transistor parameters including saturation current, IS,
were found to have a relatively minor impact with absolute
variations.
Mismatch process errors in the transistor parameters β, VAF
and IS are assumed to be ±2% at worst. Monte Carlo
simulations (done over 1000 iterations) showed that these
transistor parameter variations did not have a significant
impact compared with absolute variations.
In general, these simulations showed transistor parameter
variations were not a significant problem with the exception
of absolute current gain variation. Furthermore, if β is large
then its effects are significantly reduced. These observations
also indicate that the assumption of ΔVBE12 = ΔVBE34 in the
derivation of the non-ideal theory is indeed reasonable
provided β is large.4.2 Resistance error
The greatest variations in the null positions are because of
process errors affecting the total degeneration resistance at
the emitters of the main and error amplifiers. Fig. 9 shows
the impact on distortion nulls with absolute variations of
±5% in the emitter resistors RM. When RM varies both nulls
move to occur at different RE values. In comparison with
variations in β, there is a much larger shift in the null positions.
In high-precision applications manufacturing tolerances are
a common problem. There are many well-established
techniques for post-fabrication circuit trimming to address
these problems (usually after packaging to minimise stress
effects) involving some form of programming to selectFig. 9 Simulated third-order output (dBV) of a non-ideal Cascomp
amplifier
‘Nominal’ is the normal circuit presented in Fig. 2
‘ ±5% RM’ indicates respective 5% absolute variation of the main amplifier
emitter resistance
RE is swept for fixed RM, IM and IE
6
& Crown Copyright 2014incremental component elements or injecting small currents
[15, 16]. Externally trimming the bias current IE would
allow for full correction back into the distortion null. The
need for trimming would clearly be dependent on the
application, but we consider it a reasonable solution to
address resistance variations in a Cascomp.
5 Experimental results
Measurements were made to confirm this theory using the
circuit shown in Fig. 2. The circuit was constructed using
discrete components and CA3083 transistor arrays. The
values IE and RE in the error amplifier were swept and the
output current of the circuit was captured using an Agilent
3561A Dynamic Signal Analyser. Current sources were
controlled and swept using an Agilent E5270 Precision
Measurement Mainframe. The main amplifier’s current IM
was held at 20 mA (10 mA per side) and measurements
were taken at three values of RM at 5.6, 10.4 and 15.2 Ω,
respectively. The amplifier was driven with a two-tone
signal at 11 and 13 kHz at input levels of −22.25 dBV/tone.
The load resistors were chosen to be 56 Ω, meaning the
amplifier was operated well below compression.
The results can be seen in Figs. 10 and 11 that show the
cancellation loci created for the last two RM–IM points.
Measurements show that as RM is increased, the loci
changes, following what would be expected from theory. As
RM increases, smaller distortion components are required
from the error amplifier for cancellation, so the distortion
nulling starts to occur at lower values of IE. When RM is at
low values there are no cancellation points for the shown IE
range. A locus of cancellation is produced when RM is
increased (Fig. 10). When RM is further increased, this locus
moves further to lower IE values at higher RE values (Fig. 11).
In these measurements, cancellation occurs at slightly
smaller than expected values of RM. For example, Fig. 11
shows a cancellation locus that occurs in simulation at RM
= 15.9 Ω, rather than the measurement value of 15.2 Ω.
This error can be reconciled with simulation by considering
the component tolerances in the measurement circuit. The
CA3083 data-sheet states the parasitic resistances as Rb = 0,
Re = 0, Rc = 10 Ω. This is confirmed by performing flyback
measurements [17] on a CA3083 transistor and therefore we
assume that they are negligible in this case. TheFig. 10 Measured third-order output of a Cascomp amplifier for a
fixed RM = 10.4 Ω and IM = 20 mA
IET Circuits Devices Syst., pp. 1–8
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Fig. 11 Measured third-order output of a Cascomp amplifier for a
fixed RM = 15.2 Ω and IM = 20 mA
Table 1 Comparison of bias points for the Cascomp at
IM = 20 mA
Bias RM, Ω RE, Ω IE, mA Gain, dB OIP3, dBV
conventional 15.2 8.0 20 1.50 26.46
new 15.2 2.0 35 2.02 30.18
optimised 8.0 4.1 40 5.78 38.95
www.ietdl.orgdiscrepancy arises from the error in RM, RE, IM and IE used in
the measurements, which is assumed to be 5% for resistances
and 1% for current sources (set by the parameters of the
E5270). Simulations are repeated with the conditions used
in Fig. 11, and with RM = 15.2 Ω + 5%. For comparison,
this simulation is shown in Fig. 12. The cancellation locus
matches the locus seen in Fig. 11 with minimal error.
Therefore the measurements show excellent agreement with
simulation and theory when component tolerances are taken
into account.
Measurements done on the fundamental frequency
components show improved overall fundamental gain at
lower values of RM, which is to be expected. All of these
measurements follow theory showing further increased
fundamental gain when RE is low and IE is high.
6 Verification of optimisation benefits
Estimates can be made as to how effective this optimisation of
a Cascomp circuit will be. The exact increase in gain and IP3
is dependent on the technology used and the accuracy ofFig. 12 Simulated third-order output (dBV) of a non-ideal
Cascomp amplifier for comparison with the measurement in Fig. 11
These data use the same component values and circuit setup as the
measurements
IET Circuits Devices Syst., pp. 1–8
doi: 10.1049/iet-cds.2014.0105fabricated emitter resistors and/or the parasitic base and
emitter resistances of the specific transistor cell layout, as
well as the circuit’s bias variation with temperature and
supply voltage. These are the major factors that can shift
third-order cancellation to different bias points. As we see
from the simulation and measurement plots, cancellation at
smaller values of RE is better defined and variations that
change the effective emitter resistance will move the bias
point from the null.
Using the measurement data obtained, if a conventional
Cascomp bias point is taken (the literature assumes IM is
about double IE [1]) and is compared against a bias point
chosen with a reasonably small RE and large IE, we obtain a
measure of the achievable increase in gain and IP3.
Referring to the cases enumerated in Table 1, the
‘Conventional’ bias point is similar to that cited in the
original literature, which has a large RM and RE. The ‘New’
bias point has taken the same RM value as the
‘Conventional’ but with optimised RE and IE to obtain the
maximum gain and IM3 null. The ‘Optimised’ bias point
also varies RM to an estimation of the best possible bias
point for the Cascomp circuit derived from the foregoing
theory. This is the proposed optimised bias point shown in
Fig. 7. The example measurements suggest that this bias
point will yield an improvement of 4 dB in gain and an
increase of over 10 dBV in OIP3 in a practical situation.
7 Conclusions
The previous literature on the Cascomp circuit has suggested
that the most effective bias point, in terms of gain and IP3, can
be found by assuming its error amplifier is ideal. We show
that when an ideal error amplifier is considered, the
equations do not accurately represent the cancellation of
distortion components contributed by the error amplifier.
This paper presents an improved non-linear analysis of the
Cascomp circuit, including the non-linearity of the error
amplifier. This analysis has identified a point of bifurcation
in the conditions that allow an IM3 null. By analysing the
theoretical IM3 coefficients of the non-ideal main and error
amplifiers, theory suggested a more effective bias point at
lower values of RE where gain and IP3 are increased.
Simulation and measurements are presented confirming the
theoretical analyses. By considering the plots of the measured
variation in the optimum RE and IE values for a given IM–RM
point, the predicted gain and IP3 effects were observed. Since
gain is increased in an amplifier with low degeneration and
high bias current, we are able to find the IM3 null, which is
at optimum for these conditions. Using the predicted
optimum bias values we can obtain an increase in gain of
4.3 dB and increase in OIP3 of 12.5 dBV compared with a
traditional Cascomp circuit using the conventional bias point.
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